



*m. Stenard R.*  
7/2/84  
610204

Navy Case No. 65,851

5870: TGKeough/vlt  
Area Code 619  
225-6236/6121  
San Diego, CA 92152

APPLICATION FOR LETTERS PATENT

TO ALL WHOM IT MAY CONCERN:

BE IT KNOWN THAT Belmont Frisbee, Jr.

a citizen of the United States of America and a resident of  
807 Howell Avenue, Ridgecrest, CA 93555

has invented certain new and useful improvements in \_\_\_\_\_

*501*  
FULLY INTEGRATED MICROPROCESSOR CONTROLLED RADAR DISPLAY

of which the following is a specification:

S0896 05/17/E4 610204

04-0814 1 101

300.00CH

## 1 FULLY INTEGRATED MICROPROCESSOR CONTROLLED RADAR DISPLAY

2 Statement of Government Interest

3 P The invention described herein may be manufactured and used by or for the  
4 Government of the United States of America for governmental purposes without the  
5 payment of any royalties thereon or therefor.

6 Background of the Invention

7 P This invention relates to radar displays and the means by which improved radar  
8 displays are presented. More particularly the invention concerns the display of radar  
9 information in a variety of formats in a selective manner without calling for needless  
10 complexity of associated equipments. In yet greater particularity the invention  
11 provides for the display of radar information, for example, for training purposes, having  
12 the radar information recorded on a tape along with a recorded reference tone such  
13 that the display is not adversely affected by speed inconsistencies of the tape that  
14 would otherwise introduce what is commonly referred to as wow and flutter in the  
15 displayed radar images.

16 The evolution of radars has been a nearly non-stop effort since its inception.  
17 Increased capabilities that are currently practiced are far beyond what, only a short  
18 time ago, was thought to be impossible. The state-of-the-art continues to advance at a  
19 rate which makes the training of operating personnel more and more difficult.

20 Complex expensive systems operationally disposed cannot be taken off-line for  
21 routine training activities nor can they be used as a tool to give needed simulations for  
22 sharpening the skills in situations which vary from the ordinary. Although some training  
23 aids have been designed which keep pace with systems in the field, they have been  
24 expensive, complex and require discrete special purpose circuitry. The hardware and  
25 associated software also compounded the problems of maintenance personnel since  
26 these equipments also needed to be serviced. In one form or another the various  
27 formats could be presented yet usually increased complexity of the overall system was  
28 the price that had to be paid. There seems to be little available in the sense of a

1 training aid or system callibration device which can use taped radar presentations that  
2 can compensate for the imperfections of the recording and playback circuitry.

3 Thus there is a continuing need in the state-of-the-art for a cost effective,  
4 relatively uncomplicated display and its associated control unit which can accommodate  
5 taped radar information and show it in a variety of formats.

6 *Chwic* Summary of the Invention

7 *P* The present invention is directed to providing an apparatus for decoding and  
8 displaying radar signals in different formats. A means provides a reference frequency  
9 source on a tape alongside and in the same time frame as a means of providing a source  
10 of video signals on the same tape. A means is coupled to receive the variable reference  
11 frequency for outputting a signal that is phase locked to the variable reference  
12 frequency. A control computer and the phase locked outputting means are coupled to a  
13 means for synthesizing a fine tuned signal based on the outputs of the phase locked  
14 signal generating means in accordance with the signals received from the control  
15 computer. A means is coupled to receive the output from the synthesizing means to  
16 generate special purpose timing signals as directed by the control computer and the  
17 means is disposed to receive the video input signal from the video signal providing  
18 means for producing a sense directed gain controlled video signal. A plan position  
19 indicator converter is coupled to receive the video output of the producing means and  
20 to process the video output from polar to rectilinear coordinates in accordance with  
21 signals received from the control computer. A display is coupled to the plan position  
22 converter for showing the radar signals in different formats without objectionable  
23 fluctuations in response to instructions coming from a control panel.

24 A prime object of the invention is to provide an improved radar display.

25 Yet another object of the invention is to provide a display capable of showing  
26 taped radar information without wow and flutter that may be caused by inconsistencies  
27 of the tape rate.

28 Yet another object is to provide an improved radar display having the capability

1 for providing information a number of different formats.

2 Still another object of the invention is to provide a control unit for a display that  
3 accommodates taped radar display information and presents it in different formats.

4 Still another object of the invention is to provide a display control unit that is  
5 compact in size and of reduced complexity to reduce the cost associated with  
6 procurement and training.

7 Yet another object is to provide a display control unit for radar displays that is  
8 adaptable to a commercially available display.

9 These and other objects of the invention will become more readily apparent from  
10 the ensuing description and drawings when taken with the appended claims.

11 *DR Ch 1c* Brief Description of the Drawings

12 *P* FIG. 1 shows a block diagram representation of the principal constituents of the  
13 training radar display.

14 FIG. 2 depicts a bus diagram of the training radar display.

15 FIG. 3 sets forth the schematic of the video gain control circuitry.

16 FIGS. 4a and 4b are schematic diagrams of the details of the reference tone,  
17 phase-locked oscillator.

18 FIGS. 5a and 5b show the details of a schematic diagram for the frequency  
19 synthesizer.

20 FIGS. 6a and 6b are detailed schematic diagrams of the data extractor card.

21 FIGS. 7a and 7b are schematic diagrams of the pulse position indicator converter.

22 FIGS. 8a and 8b show schematic diagrams of the microcomputer fabricated in  
23 accordance with the teachings of this inventive concept.

24 FIGS. 9a and 9b show the control panel in schematic diagram form.

25 FIG. 10 shows the front panel control wiring diagram.

26 *DE* *Ch 1c* Description of the Preferred Embodiment

27 *P* Referring now to FIG. 1 of the drawings a training radar display 10 receives signals  
28 representative of visual information and provides for a showing of the information on a

1 display 100. In this regard the training radar display is to be considered as a  
2 special-purchase decoder and display unit designed to present special-format radar  
3 signals. The signals are displayed in several display formats for easing operator  
4 workload while acquiring desired radar formats.

5 The display can be one of several commercially available units; however, for  
6 purposes of realizing the capabilities of the training radar display, a Model 1340aXY  
7 display marketed by Hewlett-Packard Corporation has been selected to provide the  
8 video displays in a variety of formats. A thorough understanding of the operation and  
9 makeup of the Hewlett-Packard display can be obtained from the operating and service  
10 manual, manual part No. 01340-90901 obtained from Hewlett-Packard Co., Colorado  
11 Springs Division, 1900 Garden of the Gods Road, Colorado Springs, Colorado, USA.

12 Details of operation of the display unit can be obtained from the manual;  
13 however, the unit has a P-7 phosphor, which provides the necessary long persistence  
14 that a PPI radar display requires. In addition a light-emitting diode alphanumeric  
15 display is provided to show various messages and numeric data that are extracted from  
16 an incoming signal.

17 The prime function of the training radar display is to properly format, condition,  
18 and display the incoming video signals. The video signals can originate on, for example,  
19 a magnetic tape which contains all the information of a radar display. Along with the  
20 video signals on the same tape and in the same time frame, a video information tone  
21 comes in first to the video automatic gain control circuit 20 on to a pulse position  
22 indicator converter 30 and onto display 100. All system control is handed by a  
23 computer 40 which partially means that the display format control and interaction with  
24 the operator of the training radar display also are system control functions handled by  
25 the computer. Any digital pulses that are specially recorded with the radar video and  
26 are therefore present in the incoming video signal, are extracted by a data and doublet  
27 detector 50 which is actually a part of a data extractor circuit 60. In this regard the  
28 separate functions are depicted for purposes of clarity in FIG. 1 it being understood that

1 later figures in the drawings, FIGS. 6a and 6b show the details of the data extractor and  
2 data and doublet detector as a combined unit.

3 The main system timing is derived from either a crystal reference or from a  
4 reference tone coincidently recorded on the wideband tape containing the signal of  
5 interest appearing at the video input to video AGC 20. All precision frequencies and  
6 timing signals are derived from the crystal reference or from the reference tone by a  
7 phase locked oscillator 70. All precision frequencies and timing signals are derived  
8 from the crystal reference or reference tone and are generated from a 10 MHz signal  
9 within a frequency synthesizer 80 which is phase locked to either the reference tone or  
10 the phase-locked oscillator 70.

11 The various circuits in the training radar display are separately mounted on cards  
12 and have been designed to operate on common busses in order to ease interconnection  
13 requirements. These buses have been avoided in FIG. 2 of the drawings to avoid unduly  
14 complicating it. FIG. 2 shows the bus routings noting that a first bus is provided that  
15 contains signals that are common to all the circuitry within video AGC 20, phase locked  
16 oscillator 70 and plan position indicator converter 30. A second bus is used to  
17 interconnect data extractor circuit 60 and the circuitry of frequency synthesizer 80. A  
18 third bus is required for computer 40 because the bus size is limited to fifty wires and  
19 the computer requirements call for extensive input and output terminals.

20 Because the three busses mentioned above are filled by the described circuit  
21 components, interconnections to a front panel 90 are handled by a fourth bus. All  
22 required interconnections are done on a motherboard with wire wrap.

23 The function of video automatic gain control circuit 20 is to buffer the input  
24 video that comes into the training radar display unit, see FIG. 3. If necessary this  
25 circuit also provides video inverting, and an automatic gain control function designed to  
26 keep the circuit output video constant. The circuit also provides a digital output, which  
27 gives a simple one-bit analog-to-digital conversion of the input signal.

28 Referring to FIG. 3 note that the function of R19 and R18 are the same as those of

1 a voltage divider and an input-line termination. The voltage division ratio is 4:1 and C17  
2 provides the AC coupling into U5. The function of U5 is to provide variable gain for  
3 controlling the automatic gain control. The U5 output is also AC-coupled with a  
4 fast-time constant capacitor C13. U3 provides the inverting or noninverting function to  
5 the input. The state of switch U3 is determined by the front-panel operator control  
6 called invert. Pull-up resistor R11 supplies a logic "1" when the front-panel switch is  
7 open. Inverting or noninverting is actually accomplished by U2, whether the input is  
8 supplied to the inverting input or to the noninverting input.

9 The amplifier gain is set to approximately 10. Diode D1 provides signal clamping  
10 to the ground. The combination of D1 and D2 detects the video output and holds the  
11 peak value of that value on capacitor C14. C14 charge time on a signal peak is very fast  
12 through resistor R14. However, in the absence of a signal, the charge on C14 leaks away  
13 through the combination of R14 and R13, with R13 being a large resistor. The decay  
14 time constant is long. This peak voltage is followed by amplifier U4 with a voltage gain  
15 of approximately fifteen. The resultant amplitude is representative of the input signal  
16 peaks and is fed back to the U5 gain-control input. This input forms the total feedback  
17 loop, controls the output gain, and holds this gain constant. An output sample is  
18 coupled through C1 to integrate at circuit U1. The function of U1 is that of a  
19 comparator with the threshold level set by R1.

20 Looking to phase-locked oscillator circuit 70 of FIGS. 4a and 4b, the circuit  
21 depicted provides the timing signals for the entire training radar display. The timing  
22 signals are derived from a tape reference tone. That is to say, the reference tone  
23 shares space with the incoming video signal within the same time frame or time  
24 reference.

25 The tape reference tone is either a 50, 100, or 200 kHz sine wave that is  
26 terminated into a 300 ohm resistor R28 on the circuit. An input limiter consisting of  
27 U8 and diodes D1 and D2, limits the input signal while providing gain.

28 A bandpass filter separates the input signal to reduce any out-of-band component.


1 The filters include resistors R11, R12, and R10, and capacitors C9 and C10 if the input  
2 frequency is 100 kHz. If the operator selects a reference-tone frequency of 50 kHz the  
3 components involved are resistors R17, R18, and R19 plus capacitors C13 and C14. For  
4 the 200 kHz selection the components are resistors R14, R15 and R16 and capacitors C11  
5 and C12. The heart of this filter section is the multi-input operational amplifier U5.

6 The input selected is determined by a frequency select switch found on front  
7 panel 90. The active-filter output appears on N10. This output is further limited by U1  
8 to a TTL logic, level square wave. The square wave may or may not be exactly 50%  
9 duty cycle. The rest of the circuitry demands that there be a perfect 50% duty cycle.  
10 In order to form a 50% duty a divider U2 is employed. The divider transitions between  
11 logic states only on the positive edge of the U1 signal. This output (available on a test  
12 point E1) forms the basis for the phase-lock loop of this circuit.

13 A signal is then passed into U4 (the actual phase-lock loop integrated circuit) as  
14 the reference input. Pin 4 on U4 is the 10 MHz low-level, phase-locked signal.  
15 Transistors Q1 and Q2 buffer that low-level signal into a signal compatible with TTL  
16 levels.

17 This process forms a clock for the entire display when the reference-tone input is  
18 used. In order to complete the phase-lock loop the 10 MHz signal is divided by U9, U10,  
19 and U11 to one of three frequencies. These three frequencies are 25 kHz which is  
20 available on pin 13 of U11; 50 kHz, available on pin 14 of U11; and 100 kHz available on  
21 pin 2 of U11. One of these three signals is selected by multiplexer U12. The U12 output  
22 on pin 15 and on test point E2 is used to feed back into U4 as the phase-lock reference.  
23 U4 compares this phase-lock reference with the input signal from the reference-tone  
24 input and adjusts the 10 MHz output to keep up with any wow and flutter that may be  
25 present in the reference-tone input.

26 Circuitry composed of U2 and U3 monitors the reference-tone input to determine  
27 when phase-lock has occurred. If phase-lock has occurred, then the circuit assumes  
28 that there is a reference-tone present. The reference-tone presence line on the screen





1 falls to the lower level of the screen (negative logic) and enables the phase-lock 10MHz  
2 signal to exit the circuit on pin 50. If there is no lock on the circuit, the assumption is  
3 that the reference-tone is not being supplied and an internal crystal U6 supplies a  
4 stable 10 MHz signal for the remainder of the training radar display. Chokes L1, L2, L3,  
5 and their associated capacitors effectively bypass the power supplies for this circuit.

6 The frequency synthesizer 80 depicted in FIGS. 5a and 5b has two distinct  
7 functions. Each function will be discussed separately. The first function is to divide a  
8 10 MHz master clock into a frequency that is only slightly adjustable. This 30 kHz  
9 frequency must have a digital resolution that is finer than a normal 10 MHz would allow.  
10 Generally, a digital divider has discrete frequency steps, with the finest of each step  
11 being 100 nanoseconds. However, with a unique interpolating frequency divider, the  
12 apparent resolution can go down by two orders of magnitude. The first frequency  
13 division takes place in U2, U3, and U4 and is a straightforward digital divider. This  
14 divider is variable in its division ratio. U3 and U2 are fixed; U4 is preset from the  
15 contents of U1. The contents in U1 are determined by a system computer 40.

16 Integrated U7 and U9 are rate multipliers that receive the approximate 37 kHz  
17 from U2. U7 and U9 generate an interpolate frequency that goes from 0 to 37 kHz  
18 depending on the input to integrated circuits U7 and U9. These integrated circuits  
19 come from U6, U8, and U10 and in turn are set by system computer 40.

20 The effect of the interpolate frequency is to subtract one clock pulse for every  
21 interpolate pulse. Pulse subtraction is done by the clock deleter circuit formed by U5.  
22 The instantaneous frequency that is generated by this circuit is 37 kHz. However, when  
23 the clock deleter effect is considered over a longer time, the resolution in the  
24 frequency that can be generated by this string of integration circuits is down to 25 ps.  
25 The outputs from this circuit appear on pins 11, 13, and 29. These pins are all of the  
26 same frequency, but they have different duty-cycle signals that are used in different  
27 ways throughout the remaining parts of the circuit to be discussed.

28 The second function of the circuitry of frequency synthesizer 80 is to handle the

1 input digital data derived from the analog video signal. A 500 kHz clock is generated  
2 by U21 and U22. The function of this clock is to shift the digital data into a shift  
3 register, which is formed by U14 and U19. A digital representation of the input-pulse  
4 waveform is present at any instant in time in U14 and U19. U15 and U20 form a gate  
5 array, which is preprogrammed to look for the proper pulse width and interpulsed  
6 spacing of the input digital data.

7 An ancillary function of this card is to phase detect the digital bits that appear in  
8 the video input with respect to the master timing system. This phase detection is done  
9 by the sample-and-hold integrated circuit U12. A triangular wave present on pin 3 of  
10 U12 is sampled whenever a digital "1" is present. If the timing is correct, the resultant  
11 output voltage held on the output of U12 (pin 5) will be midway between the two voltage  
12 levels present on the comparator's input U13. However, if the digital "1" is either early  
13 or late with respect to the input triangle wave coming into pin 3 of U12, then the output  
14 voltage on pin 5 will either raise or lower and trip one of the two error thresholds  
15 associated with U13. The threshold comparator outputs will generate frequency errors  
16 called ERRORA and ERRORB, which are monitored by the system computer and can be  
17 used to raise or lower the synthesizer frequency on the frequency interpolator. By this  
18 method the total display timing is phase locked to the input video signal.

19 This raising and lowering is done by pulses on the UPFREQ and ENFREQ inputs to  
20 this circuit. These two inputs are counted up or down by the four counter integrated  
21 circuits, U1, U6, U8 and U10. The outputs of these counter integrated circuits form the  
22 preload for U4 and the rate multiplication factor for U7 and U9. L1, L2, and L3, and  
23 their associated capacitors effectively decouple the power supply from this circuit.

24 The function of data extractor 60 and data and doublet detector 50 first identified  
25 with respect to FIG. 1 are examined in detail with respect to the schematic diagrams of  
26 FIGS. 6a and 6b. And the functions are threefold. The first function is that of PRI  
27 generation. The 37 kHz signal from frequency synthesizer 80 enters on pin 11 and is  
28 divided by U9 and U8 to one of three division ratios. The division ratio selection

10

1 depends on the the radar display pulse repetition interval.

2 Programmable gate array U7 takes the U9 and U8 counter states and provides for  
3 output signals with prescribed wave shapes to the rest of the circuitry. Outputs 3 and 2  
4 from U7 provide the blanking pulses called BLANKP and BLANKA. BLANKP is the PPI  
5 blanking pulse and has a long blank period so as to present only valid radar picture data.  
6 BLANKA is a very short pulse used only to return the display sweep to the edge of the  
7 screen in preparation for a second sweep. Other outputs from U7 form various timing  
8 functions. Output "1" (01) is the preset pulse that turns counters U8 and U9 back to the  
9 beginning so that the process may start over. In conjunction with the 37KHz input  
10 signal, output 4 is used to clock the data-load shift registers U2 and U5 in preparation  
11 for data recovery by computer 40.

12 The input data appears on pin 49 and is buffered and held by U19. At proper time  
13 and in proper phase with the input signal, shift registers U2 and U5 will move the digital  
14 portion of the waveform into the shift register. This data is held and sampled by U3  
15 and U4. U3 and U4 are under computer control and form a sequential data recovery  
16 system. The computer interrogates this circuit and reads the data from U3. After the  
17 data has been successfully read from U3, a pulse on the select line changes the output  
18 data to data held by U5. This data is buffered out by integrated circuit U4. The  
19 computer is able to read all of the digital data with two data read operations.

20 Integrated circuits U10, U11, U12, U13 and U6 form a state machine, which is used  
21 to find the proper sync pulse position and to rephase counters U9 and U8. Once the  
22 operator has manipulated the hold control to make the waveform stationary on the "A"  
23 sweep display, this circuitry examines the input signal to find the sync pulse. Once the  
24 sync pulse has been successfully found, the circuitry rephases the main counters U8 and  
25 U9.

26 The PPI converter 30 as shown in FIGS. 7a and 7b has as one of its main functions  
27 to provide analog sweep information and Z-axis video information to create the  
28 necessary picture on the training radar display 100. The inputs to this circuit are both

1 digital and analog. The digital inputs arrive from computer 40 as part of the data bus.  
2 These inputs provide three different functions with the first and most used function  
3 being the sweep angle.

4 There are twelve bits required to resolve this sweep angle function. The four  
5 most significant bits are unbuffered and go directly to U1, with U1 being a special  
6 module that takes digital-angle and analog-range information and does a  
7 polar-to-rectilinear conversion. (The outputs from the PPI circuit are R sine data and  
8 R cosine data. These outputs drive the X and Y deflection plates in the CRT display in  
9 display 100.) The least significant eight bits are buffered by U6 and held in a  
10 digital-to-analog converter integrated circuit U5. The data is strobed into this  
11 integrated circuit by the signal RSTROBE and the computer supplies the proper digital  
12 bits to strobe U5. The U5 is able to provide the analog current that corresponds to the  
13 digital input on pin 1. U2 is configured as an integrator and provides the range sweep to  
14 U1. The range sweep is properly timed by sweep switch U12. This circuit is driven by  
15 the sweep blanking pulses, which will be discussed below.

16 When the sweep switch is open, U2 is able to charge capacitor C19 in a linear  
17 fashion at a rate that depends on the input current supplied by U5. When the end of the  
18 sweep arrives, sweep switch U12 closes, shorting capacitor C19 and simultaneously  
19 interrupting the input current source to U5 called V ref. Proper sweep-switch timing is  
20 dependent on the blanking pulses. The selection of the proper blanking pulse, either  
21 BLANKA or BLANKP, is made by the input selector switch U4, which is under control  
22 of computer 40.

23 To summarize the operation of the sweeping circuits, computer 40 first sets an  
24 angle where the sweep is to occur, then strobes the proper range rate into U5. The  
25 computer then selects the proper length of sweep blanking, either BLANKP or  
26 BLANKA, and the rest of the timing is under the control of BLANKA or BLANKP. The  
27 third and last function of the circuit of FIGS. 7a and 7b is mode control, which is  
28 latched and held in integrated circuit U9. In order to store the mode of operation on

42

1 this card computer 40 must present the mode on the data bus and then strobe U9 with a  
2 signal called display control strobe (DSS). Of the eight bits presented to this latch, only  
3 five are used on this circuit thus leaving three available for other uses on other circuits.

4 The five circuits used to control this circuit are the blanking mode, whether that  
5 be "A" sweep or PPI sweep; the Z-axis mode, which is either video or the Z-axis (as in a  
6 standard PPI presentation) or constant intensity, which is required for the "A" sweep  
7 mode; range rings, which can be either on or off; and the analog offsetting of output X  
8 and Y waveforms, which requires two digital signals to properly set analog switch U8.  
9 The first portion of switch U8 is as required by the "A" sweep; X offset in a minus  
10 direction is needed to put the starting point of the sweep at the left side of the screen.  
11 The Y-axis DC offset is set at zero in this mode. The second position is used in the  
12 standard PPI sweep where no offset is required in either the X or the Y direction. Both  
13 inputs to switch U8 in the second position are connected to ground. The third position  
14 is used for the offset joystick control. In this mode the X-joy and the Y-joy inputs,  
15 which are buffered by U7, are connected to the offset inputs of U1 through switch U8.  
16 The fourth position is used for signals A367 and A403 and requires an offset at the start  
17 of the sweep to the bottom of the screen. In this mode, a voltage is supplied to the  
18 Y-offset pin of U1 and the X-offset pin is set to ground.

19 The AGC video signal coming from video AGC 20 is buffered and the input level  
20 reduced by a factor of two. Integrated circuit U13 is used as an inverting amplifier.  
21 This video, or minus video as it is called on the schematic, is then available as the  
22 offsetting voltage in the Y direction when in the "A" sweep mode. This is a  
23 complicated way of describing the standard oscilloscope mode of operation where the  
24 video now appears as up and down movement of the beam as the beam traces from left  
25 to right. The minus video is AC-coupled into integrated circuit U14, which is a gain  
26 control integrated circuit where the gain is manually set by the gain control on the  
27 front panel.

28 The output of U14 is coupled through mode control switch U12. The function of

1 this switch is to either interrupt or supply the video to the Z-axis depending on the  
2 mode of operation. If the training radar display is in any of the PPI modes, the video  
3 becomes a signal required on the Z-axis to modulate the intensity of the CRT beam in  
4 display 100. However, if the training radar display is in the "A" sweep mode, the  
5 intensity required on the Z-axis becomes a constant. The resultant waveform passes  
6 through half of integrated circuit U11. This is the integrated circuit that is used to  
7 intensity-modulate the Z-axis during the range-rings mode of operations.

8 To understand how range rings occur, an understanding of integrated circuits U3 is  
9 necessary. Integrated circuit U3 is a dual function integrated circuit, with the first  
10 function being a divide-by-ten counter, and the second being a very short-period  
11 one-shot that is triggered by completion of the divide-by-ten operation.

12 At the beginning of sweep, sweep blanking is high, and the counter chain in U3 is  
13 reset on pin 2. As soon as the sweep starts, sweep-blanking drops to a logic low and U3  
14 begins to count the <sup>B</sup>37 kHz signal (<sup>B</sup>37 kHz having been selected as the clock throughout  
15 the training radar display because of the relationship with the speed of light). In other  
16 words, if the time for the radar pulse to move four kilometers and return were  
17 measured, this time would be exactly the same as the period of a <sup>B</sup>37 kHz clock. The  
18 result of dividing <sup>B</sup>37 kHz by ten is one pulse every <sup>B</sup>40 kilometers, which coincides with  
19 the range-ring interval selected. At the end of <sup>B</sup>40 kilometers, the one-shot which is the  
20 second half of U3 fires, and generates a short pulse on pin 10. This pulse switches the  
21 range ring switch U11 momentarily so that the Z-axis video is changed from normal,  
22 video input to a <sup>B</sup>2 1/2-volt positive voltage, which has the effect of putting a bright dot  
23 on the screen.

3 24 This range-ring function can be controlled by the ring's-mode switch on pin 9 of  
25 U3. The divide-by-ten counter can be enabled or disabled under computer control and  
26 can effectively turn on or turn off the range-ring function. The output of the  
3 27 range-ring's switch, on pins 14 and 16 of U11 is supplied to the other half of U11, which is  
28 called the blanker switch.

/ 13 /

1 It is necessary to turn off the intensity whenever the beam is to be moved from  
2 the outer part of a sweep back to the beginning of a sweep. This step keeps the retrace  
3 from distorting or overriding the radar picture that is displayed. The function in U11 is  
4 to momentarily disconnect the video and supply a minus voltage (approximately minus  
5 one volt) that effectively turns off all beam current in the cathode ray tube within  
6 display 100.

7 The only function remaining for the circuit depicted in FIGS. 7a and 7b is to  
8 buffer the Z-axis information, which is supplied both to the local cathode ray tube and  
9 the remote cathode ray tube, with a high-speed, high-current buffer (U10). L1, L2, and  
10 L3, and their associated capacitors form the power-supply bypass required on this  
11 circuit.

12 The circuitry of computer 40 is set forth in FIGS. 8a and 8b. It forms the heart of  
13 the training radar display unit. The circuitry is based on microprocessor technology  
14 (MC6800), and the actual microprocessor integrated circuit is an MC6802. The  
15 philosophy used in developing this circuitry was to provide the maximum number of  
16 parallel input and output lines while the circuitry performed necessary hardware timing  
17 functions. Enough address space was included for 4,096 bites of program, 2,048 of  
18 which are actually used in the training radar display program. The input/output (I/O)  
19 lines are unbuffered and are provided by the MC6821. The actual integrated circuits on  
20 the board that perform the I/O function are U6, U7, and U8. Of these integrated  
21 circuits, U6 is only partially used with the limitations because of the low number of pins  
22 available on the edge connector.

23 The program storage is in eraseable, programmable read-only-memory (PROM),  
24 part No. 2716. The hardware timer on this board is an MC6840.

25 In actuality, three timers are available for access by the microprocessor. The  
26 address space partitioning is redundant, meaning that not all of the sixteen address lines  
27 are used, and the program can reside only in address spaces F000 HEX through  
28 FFFF HEX. The various other address space allocations are notated on the schematic

1 drawing of FIGS. 8a and 8b. The unique feature incorporated in this circuitry is the use  
2 of the watchdog timer. The purpose of the watchdog timer is to detect a wild,  
3 free-running program, meaning a program not following the desired program path.  
4 When this is detected the microprocessor is automatically restarted. The method used  
5 to achieve this restart process is to use one output line on U6 as a watchdog clock. This  
6 watchdog clock must restart the watchdog timer every 20-ms or the main reset 1-shot  
7 will fire, thus resetting the microprocessor. This 20-ms watchdog clock is generated by  
8 the training radar display software. When the program is running properly pulses can be  
9 seen coming out of pin 10 on U6 at an interval of 20-ms or faster. In actual operation  
10 the pulses come at a sporadic rate, sometimes more often than 20-ms. Access is  
11 provided at the card edge for both the nonmaskable interrupt (NMI) and the interrupt  
12 request lines (IRQ) on pins 49 and 50, respectively.

13 Since these lines tie directly to the microprocessor, erratic operation can happen  
14 if the lines are misused. The proper configuration for the wire-wrap patching, which is  
15 made up of test-point pins E5, E6, E7 and E8, is for E5 and E6 to be connected to E8.  
16 This interconnection enables interrupt requests, which are generated by the I/O  
17 integrated circuits and from the timer, to be vectored to the IRQ on the  
18 microprocessor.

19 Noting FIGS. 9a and 9b, the function of the circuitry associated with front panel  
20 90 is multipurpose. The electronics function is numeric display generation with mode  
21 and range switch interfacing. According to the schematic seven data-bus lines are  
22 brought onto the card for several uses. These data bus lines are buffered by integrated  
23 circuit U4 and drive multi-digit alphanumeric displays U1, U2, and U3 in a parallel  
24 connection. These displays each contain memory latches and display decoders, plus the  
25 light emitting diode (LED) display elements. There are four digits within each unit, and  
26 the digit address is selected by A0 and A1 on each of the integrated circuits. A counter  
27 integrated circuit U6 is used to sequentially address all twelve digits starting from the  
28 right-hand end of the digits and proceeding to the left.

15



1 In order to write a string of alphanumeric characters the counter integrated  
2 circuit is first reset with a pulse on the master reset (MR) line, pin 21 on the connector  
3 located on this circuit. The circuit then selects the digit in U3 closest to the  
4 right-hand end. Once the proper American Standard Code for Information Interchange  
5 (ASCII) code for the displayed digit is entered on the seven data lines, a write pulse is  
6 strobed on the WR line. This pulse performs two functions: (1) it enters data into the  
7 memory of U3, and (2) it increments the counter of U6, which now addresses the next  
8 digit waiting for the proper data to be strobed into that digit's memory.

9 This sequence of events continues until all twelve digits have been filled. A  
10 safety feature is provided so that multiple strobing beyond twelve digits will not  
11 override any of the digit's information that has already been entered. The function of  
12 providing a safety is performed by disabling the counter integrated circuit at its  
13 maximum count.

14 Other electronic functions occurring are related to the mode switch and the range  
15 switch. In order to limit the number of lines required at computer 40 for reading the  
16 mode switch or the range switch, the switches are sampled by the computer and when  
17 the proper mode sample is output from the computer, a mode indicator  $\overline{\text{MODIND}}$  will be  
18 a logic "0". An examination of U9 and U10, particularly U9, will reveal that mode  
19 switch S3 has four lines and is hex encoded. There are sixteen possible positions in  
20 switch S3 and the binary representation of the position selected appears on the four  
21 outputs of the mode switch. When the computer puts the same binary representation on  
22 D0, D1, D2 and D3, integrated circuit U9 will indicate equivalence between the switch  
23 inputs and the computer input by generating a logic "1" on the A-equals-B output. This,  
24 then is ORed with the similar output from the comparator looking at the range switch.  
25 Either of these comparisons being equal will cause the mode indicator line to be a logic  
26 "0". Therefore, the computer can query either or both of the switches in a sequential  
27 manner until the mode indicator notifies the computer that the proper setting has been  
28 met.

1 Other functions of the circuitry are merely interconnections for various  
2 front-panel controls. For example, the rate control connector is an optical tachometer  
3 that requires five volts for power and provides two quadrature square waves on rate A  
4 and rate B outputs. These outputs correspond to the rate at which the hold control is  
5 being turned. The computer then analyzes these two lines to determine which way the  
6 knob is being turned and at what speed it is being turned.

7 Looking to FIG. 10, power for the training radar display decoder is derived from  
8 the display 100, in this case the HP1340A. The display <sup>wiring</sup> ~~wiring~~ for the training radar  
9 display has been modified to eliminate the capability of accommodating various input  
10 line voltages.

11 The decoder electronics draw approximately 2A and are fused on the rear panel  
12 with a 3A fast-blow fuse. After switching the front panel power switch, the display  
13 unit power is passed to the main power supply, to the fan, and to the rear-mounted  
14 display fuse. This fuse is the required 0.6A slow-blow fuse, which is normally mounted  
15 internally to the display unit the power for the display unit is supplied back through  
16 connector P6.

17 Obviously many modifications and variations of the present invention are possible  
18 in the light of the above teachings. It is therefore to be understood that within the  
19 scope of the appended claims the invention may be practiced otherwise than as  
20 specifically described.